Σ∆ ADC Design Considerations for an UMTS Receiver
نویسندگان
چکیده
This paper gives an insight on how to derive the minimum required specifications both for the anti-aliasing filter (AAF) and the analog-to-digital converter (ADC) in the case of an UMTS receiver. Based on the receiver specifications, we come up with a design plan for both discrete time Σ∆ ADC as well as for a continuous time Σ∆ ADC.
منابع مشابه
Digital reconstruction stage of the FBD Ʃ∆-based ADC architecture for multistandard receiver
This paper presents the design of a digital reconstruction stage for a frequency band decomposition (FBD)-based analog-to-digital converter (ADC) architecture for digitizing multistandard receiver signals. The proposed FBDbased ADC architecture is flexible with programmable parallel branches composed of discrete time (DT) 4 th order single-bit Ʃ∆ modulators. The mixed baseband architecture uses...
متن کاملReconfigurable Parallel Delta Sigma Analog to Digital Converters
Nowadays, communication devices are supporting an increasing number of standards. The diversity of the requirements in terms of speed and resolution, makes the design of a single low power analog to digital converter (ADC) suitable for all the scenarios very problematic. Reconfigurable ADCs are a solution to this problem, where resolution would be exchanged for bandwidth. Classical ∆Σ ADCs offe...
متن کاملDesign Considerations for Multistandard Cascade Σ∆ Modulators
This paper discusses design considerations for cascade Sigma-Delta Modulators (Σ∆Ms) included in multistandard wireless receivers. Four different standards are covered: GSM, Bluetooth, UMTS, and WLAN. A top-down design methodology is proposed to find out the optimum modulator architecture in terms of circuit complexity and reconfiguration parameters. Several reconfiguration strategies are adopt...
متن کاملA Digital-Front-End Enhanced Multi-Mode/Multi-Standard Wireless Receiver
This paper presents a multi-mode receiver concept for different transmission standards like UMTS and IS95. Due to the use of a Digital-Front-End (DFE) the requirements for the analog part of the well known direct conversion receiver (DCR) architecture decrease because channelization and fine frequency tuning are shifted from the analog into the digital domain. The adaptation of the channelizati...
متن کاملA 1.3V 26mW 3.2GS/s Undersampled LC Bandpass Σ∆ ADC for a SDR ISM-band Receiver in 130nm CMOS
This paper presents the implementation of an undersampled LC bandpass Σ∆ ADC with a raised-cosine feedback DAC. It directly converts after the LNA a signal centered in the ISM band at 2.442GHz with a sampling frequency of 3.256GHz. This circuit has been fabricated in a 130nm CMOS process, it occupies an area of 0.27mm and is operating at a supply voltage of 1.3V. The Signal to Noise and Distort...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006